In this paper, simulation study has been carried out on two inputs logic NAND transistor circuits with four different logic families, namely (i) nano-CMOS NAND gate, (ii) nano-MOSFET loaded n-type nano-MOSFET NAND gate, (iii) resistive loaded nano-MOSFET NAND gate, and (iv) pseudo nano-MOSFET NAND gate. The simulation tool used is WinSpice. All the n-type and p-type nano-MOSFETs have channel length (L) 10 nm with width (W) 125 nm or 250 nm, depending on type of logic families. The problem with downscaling of nano-MOSFET is the implementation of low power high speed nano-MOSFET transistor circuit. Simulated timing diagrams for input and output waveforms showed correct logical NAND gate operations for all four logic families. Transient analysis on nano-MOSFET loaded n-type nano-MOSFET NAND gate shows that theoretical modeling calculation of rise time (tr), fall time (tf) and maximum operating frequency (fmax) are reasonably matched simulated output result of WinSpice. All the logic family circuits studied shown reduction in dynamic power when MOSFET is downscaled to nanometer regime.
INTRODUCTION
Downscaling of MOSFET structural dimensions from micrometer regime to nanometer regime have occurred over the last few decades [1] [2] [3] [4] [5] [6] . The conventional bulk CMOS technology is rapidly continuously downscaling until approaching the scaling limits. The MOSFET channel length L is approaching 10 nm. In order to enable gate to control charge in the channel, the requirement TOX<< L must be met, where TOX is the oxide insulator thickness [7, 8] . In this study, the gate oxide thickness is approaching 1.5 nm, that is the oxide insulator is few atoms thick. Meanwhile, the nano-MOSFET width W used in this study is 125 nm or 250 nm depending on the type of logic families [9] [10] [11] . In this study, NAND logical functions are implemented using four different logic families, namely: (i) nano-CMOS NAND gate, (ii) nano-MOSFET loaded n-type nano-MOSFET NAND gate, (iii) resistive loaded (748.8 Ω) nano-MOSFET NAND gate, and (iv) pseudo nano-MOSFET NAND gate. Timing requirements for these NAND gates are analyzed using WinSpice [12] [13] [14] . WinSpice output show correct logical NAND operation. Transient analysis on timing requirements are carried out on nano-MOSFET loaded n-type nano-MOSFET NAND circuit to compare theoretical modeling calculation results and simulation output results [15, 16] . The low power high speed characteristic of NAND designed using 10 nm nano-MOSFET logic circuit are benchmarked with NAND designed using 45 nm MOSFET [1, 10] . The simulation result in this project showed these characteristics.
METHODOLOGY
Device simulation is carried out by using on-line simulator NanoMOS developed by Purdue University. Then, the CIR Spice code files for four different logic families 2 inputs NAND circuit are simulated using WinSpice. The input timing diagrams and output timing diagrams are the output result of WinSpice simulation. To test the 2 inputs NAND circuits logical operation, two input signals with period 20 ns and 30 ns are used. Meanwhile, to analyze transient response (rise time, fall time and maximum operating frequency), two input signals with 20 ps and 30 ps are used.
Theory
By using on-line device simulator NanoMOS, the nano-MOSFET device parameters (refer to Table 1 ) and current-voltage (I-V) graphs (refer to Figure 1 and Figure 2 ) are obtained, which are used to calculate the timing response for nano-MOSFET loaded nano-MOSFET NAND circuit (refer to Table 2 ). Equations and theories which are used to obtain data in Table 2 The equation used to obtain dynamic power is:
Where a is the activity coefficient, C is the capacitance at output node, f is the frequency of switching and VDD is the voltage supply [17] [18] [19] .
RESULTS AND DISCUSSION
Modern MOSFET devices operate between the driftdiffusion and ballistic regimes. So, quasi-ballistic transport is examined in this paper. Figure 3 , Figure 4 , Figure 5 and Figure 6 show the schematic circuits of all four logic families NAND gate. The period of the 2 input signals to this NAND circuit is 20 ps and 30 ps. Rise time and fall time are taken between 10% and 90% of output voltage signal at rising edge and falling edge, respectively. Rise time is due to charging circuit whereas fall time is due to discharging circuit. Table 3 (a) and 3(b) show the rise time, fall time and maximum operating frequency of this transient analysis by theoretical modeling calculations and from WinSpice simulation output. From [1] , the DG MOSFET NOT propagation delay is 16 ps and from [10] , the propagation delay for 45 nm MOSFET 2 input NAND is 8.719 ps. When compared with theoretical and simulated propagation delay, which are 3.818x10 -14 s and 1.79x10 -13 s, respectively, of 2 input NAND designed with 10 nm nano-MOSFET has a faster speed. Therefore, downscaling nano-MOSFET has lead to faster speed of logic circuits [9] . In nano-CMOS NAND circuit, n-type nano-MOSFET has W= 125 nm each and p-type nano-MOSFET has W= 250 nm each to counter-balance the difference in electron and hole mobility. In nano-MOSFET loaded NAND circuit, the n-type nano-MOSFET load has W= 125 nm and the bottom n-type nano-MOSFETs has W=250 nm each. This condition is need to meet
in order to reduce output low voltage VOL. In pseudo nano-MOSFET NAND circuit, p-type nano-MOSFET has W= 125 nm and n-type nano-MOSFET has W= 250 nm. This condition is needed to meet the same criteria in above expression in order to reduce VOL. Meanwhile, in resistive loaded 748.8 Ω nano-MOSFET NAND circuit, 748.8 Ω resistance is the load and n-type nano-MOSFET has W= 250 nm [22] .. In nano-MOSFET loaded NAND circuit, VOL is theoretically calculated using The equation used to obtain dynamic power is:
Where a is the activity coefficient, C is the capacitance at output node, f is the frequency of switching and VDD is the voltage supply. For two input NAND logic a=0.1875. Normally, in conventional bulk micrometer MOSFET logic, dynamic power is about W. So, from Table 4 , reduction in dynamic power is observed during down scaling. From [1] , the power dissipation of DG MOSFET NOT is 10 W and from [10] , the power dissipation of 2 inputs NAND with 45 nm nano-MOSFET is 18.32 nW. When compared with power in Table 4 , it is obvious that downscaling of nano-MOSFET has lead to reduction of dynamic power of NAND circuit implemented using 10 nm nano-MOSFET. Therefore, low power logic circuits are achieved when designed using 10 nm nano-MOSFET [2, 16] .
CONCLUSION
Logical two inputs NAND circuit operation can be implemented by using nano-MOSFETs with four different logic families. Conventional bulk MOSFETs can be replaced by nano-MOSFETs to implement NAND transistor level circuits. In this paper, this development in semiconductor industry has been shown by simulation study using WinSpice and observing input timing diagrams and output timing diagrams. Correct logical NAND operations are observed from these simulation output. During downscaling of MOSFET to nanometer regime, dynamic power of logic NAND circuit is reduced. Low power high speed 2 input NAND logic has been achieved in this simuation project.
